Notice of References Cited Application/Control No. | Applicant(s)/Patent Under Reexamination CHOI, KEE-HOON Examiner | Art Unit | Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	C	US-			
	D	US-			
	Ε	US-			
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	κ	US-			
	٦	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					``
	Р					
	Q					
	R					
	S					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	υ	Pradeep Lal, Packaging Reliability, Chip-Scale Semiconductor, Package Architecture – An Overview, Wiley Encyclopedia of Electrical and Electronics Engineering, John Wiley and Sons, 1999, pages 516-518
	٧	
	w	
	x	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.